<?xml version="1.0" encoding="UTF-8"?><!-- generator="wordpress/2.3.1" -->
<rss version="0.92">
<channel>
	<title>All About EDA</title>
	<link>http://www.allabouteda.com</link>
	<description>All about EDA, VHDL/Verilog, Logic and Circuit Simulation, and more, from an Expert!</description>
	<lastBuildDate>Wed, 02 Jul 2008 02:38:09 +0000</lastBuildDate>
	<docs>http://backend.userland.com/rss092</docs>
	<language>en</language>
	
	<item>
		<title>Rajeev says there&#8217;ll only be 2 EDA companies in 5 years.</title>
		<description>While at the Silicom Ventures international summit in Israel recently, Magma's Rajeev Madhavan gave an interview to Globes Online, a local business magazine. In this interview, entitled Chip Design is for the rich, Rajeev stated "I believe that within five years only two EDA companies will survive. We will therefore ...</description>
		<link>http://www.allabouteda.com/rajeev-says-therell-only-be-2-eda-companies-in-5-years/</link>
			</item>
	<item>
		<title>Vectorless methods for deriving instantaneous current</title>
		<description>Now we come to vectorless methods of calculating peak voltage drop. I hesitate to use the word dynamic here, as these methods do not calculate a time-varying profile of the VDD/VSS networks' branch currents or node voltages; instead, the objective here is that for each VDD/VSS net sub-node this analysis ...</description>
		<link>http://www.allabouteda.com/vectorless-methods-for-deriving-instantaneous-current/</link>
			</item>
	<item>
		<title>Voltage drop analysis and verification - piecewise-constant current sources</title>
		<description>In the previous article we reviewed static IR voltage drop, where a constant-current source is attached to some or all of the end or intermediate nodes of an extracted power net. In effect, this approach models the situation in the diagram below. Note that this diagram shows only a small ...</description>
		<link>http://www.allabouteda.com/voltage-drop-analysis-and-verification-piecewise-constant-current-sources/</link>
			</item>
	<item>
		<title>Simulation accuracy is not a function of RELTOL setting</title>
		<description>Those of you who know me well also know that I am liable to get a little bit cranky from time to time (I used to think it was my age, but it's not getting any better as I wait for the AARP cards to come through the mail.) One ...</description>
		<link>http://www.allabouteda.com/simulation-accuracy-is-not-a-function-of-reltol-setting/</link>
			</item>
	<item>
		<title>Nascentric announces OmegaSim GX.</title>
		<description>Nascentric have just announced a hardware-accelerated version of their OmegaSim SPICE that offloads the computationally-expensive transistor evaluations from the main CPU(s) and onto an nVidia PCIe card holding a single GPU containing 128 multi-threaded processors.

This is an intriguing approach - using off-the-shelf acceleration hardware hasn't been something the EDA industry ...</description>
		<link>http://www.allabouteda.com/nascentric-announces-omegasim/</link>
			</item>
	<item>
		<title>Voltage drop analysis and verification - static (constant-current) sources</title>
		<description>In the second article in this series we introduced the electrical and physical data made available for each power net. As an abstract description you can consider each power distribution network to be mesh-like, of varying sparsity, with voltage sources from external to the chip connecting at some (peripheral or ...</description>
		<link>http://www.allabouteda.com/voltage-drop-analysis-and-verification-static-constant-current-sources/</link>
			</item>
</channel>
</rss>
